

3

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of: **E. Grass et al.** : Intl. Application No.: **PCT/EP03/14959**

Serial No.: **10/542,938** : Intl. Filing Date: **Dec. 29, 2003**

Filed: **July 20, 2005** : Priority Date: **24 Jan. 2003**

For: ***Asynchronous wrapper for a globally asynchronous, locally asynchronous (GALS) circuit***

Commissioner for Patents
Mail Stop PCT
ATTENTION: EO/US
P.O. Box 1450
Alexandria, VA 22313-1450

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

Applicants submit herewith references of which they are aware, which they believe may be material to the examination of this application and in respect of which they may have a duty to disclose in accordance with 37 CFR §1.56.

While this Information Disclosure Statement (IDS) may be "material" pursuant to 37 CFR §1.56(b), it is not intended to constitute an admission that any document referred to herein is "prior art" for this invention unless specifically designated as such.

Express Mail Post Office to Addressee CERTIFICATE of Mailing

Date of Deposit: September 9, 2005

Mailing Label No.: EV 562 517 955US

I hereby verify that this paper and any enclosures and fees are being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" Service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450., and this statement was made with the knowledge that willful false statements and the like are punishable by fine and/or imprisonment under 18 USC 1001 and may jeopardize the validity of the application or any patent issuing thereon.

Signature: *Sue Muro*

Name: Sue Muro

In accordance with 37 CFR §1.97(g), the filing of this IDS shall not be construed to mean that a search has been made or that no other material information as defined under 37 CFR §1.56(a) exists.

Enclosed is a Form PTO-1449 listing the cited references. Also enclosed are copies of the non-US references.

This IDS is being submitted prior to receipt of a first Official Action in this matter; therefore, the undersigned respectfully submits that no fee is due for filing this IDS. If any fee is due, the Commissioner is hereby authorized to charge to deposit account 23-0442 any fee deficiency required to submit this IDS.

Respectfully submitted,



James A. Retter
Attorney for the Applicant
Registration No. 41,266

Dated: September 9, 2005

WARE, FRESSOLA, VAN DER SLUYS
& ADOLPHSON LLP
Bradford Green, Building Five
755 Main Street, P.O. Box 224
Monroe, Connecticut 06468
Telephone: (203) 261-1234
Facsimile: (203) 261-5676
USPTO Customer No. 004955

FORM PTO-1449 INFORMATION DISCLOSURE STATEMENT				ATTY DOCKET NO.		SERIAL NO.	
				536.009.23		U.S. SERIAL NO. 10/542,938	
				APPLICANT: Eckhard Grass et al.			
				FILING DATE: July 20, 2005		ART UNIT: To Be Assigned	
UNITED STATES PATENT DOCUMENTS							
EXAM. INITIAL		DOCUMENT NUMBER	DATE	INVENTOR/ASSIGNEE	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
FOREIGN PATENT DOCUMENTS							
						SUBCLASS	TRANSLATION YES/NO
OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)							
		IEEE Std. 802.11a-1999 (supplement to IEEE Std 802.11-1999); <i>PART 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specification; High-speed Physical Layer in the 5 GHz Band.</i>					
		2002 IEEE; Simon Moore et al., Computer Laboratory, Univ. of Cambridge, UK, Simon.Moore@cl.cam.ac.uk; <i>Point to Point GALS Interconnect</i>					
		Ran Ginosar et al, VLSI Systems Research Center, Technion - Israel Inst. of Technology, Haifa 32000, Israel; <i>Adaptive Synchronization.</i>					
		The Association for Computing Machinery, 1515 Broadway, New York, NY 10036; <i>Proceedings of the 38th Design Automation Conference.</i>					
		Eckhard Grass et al, University of Oulu; IEEE Personal Communications, December 2001, <i>On the Single-Chip Implementation of a Hiperlan/2 and IEEE 802.11 a Capable Modem.</i>					
		Daniel M. Chapiro, Department of Computer Science, Stanford Univ., Stanford, CA 94305, October 1984, UB/TIP Hannover, Report No. STAN-CS-84-1026; <i>Globally-Asynchronous Locally-Synchronous Systems.</i>					
Examiner (To be assigned)				Date:			